Abstract-A theoretical study is presented which allows determina• tion of the minimum number of vias for realizable multilayer channel routing under a topological model. The theory is sufficiently general to solve a variety of problems under different technological constraints, e.g., VLSI multilayer switchbox and channel routing, through-hole printed circuit board (PCB) channels, and single layer routing. Topological routing is concerned with wire intersection but not area, zero width wires and zero area vias being assumed. Unconstrained via minimization (UVM) ls not constrained to a prerouted topology. This paper presents restrictive cases of UVM, finding most to be NP-bard, but the case resulting from constraints of traditional switchbox or channel routing to be solvable in O(kn 2 ), where k is the maximum number of pins of a net on a layer and n is the number of pins. The minimum number of vias for various switchbox and channel routing benchmarks are reported.
I. INTRODUCTION

I
N SOL VINO the routing problem of an enclosed region with pins on the perimeter, unnecessary vias are unde sirable for reasons of increased area, decreased yield and reli!3-bility, and · poor electromagnetic characteristics. In addition, some technologies process vias sequentially so that added fabrication time is needed per via. For these reasons, minimizing vias is generally regarded as an op timizing criteria in routing problems. Existing routers and design tools emphasize the number of tracks in channel routing, completion of a switchbox, and wirelength, either completely ignoring via minimization · or de-emphasizing it.
Two different approaches to via minimization have been formulated. Constrained via minimization (CVM) is con strained to a prerouted topology, i.e., given the location of all wire segments and each possible via, find a layer assignment for the wire segments and a minimum subset of the possible vias that allow wires to be routed without crossing (1). Unconstrained via minimization (UVM) is a problem in which routing topology, layer assignments, and essential vias are to be found [2)-[8]. This paper provides a more general formulation of UVM, applicable as a first routing step in a variety of models. Multilayer problems are considered, as well as variations that arise due to differences in multilayer tech nologies such as VLSI and high-performance packaging. Our formulation also allows pins to be assigned to a layer, more than 2 pins per net, and regions of unordered pins that occur in channel routing problems. The general for mulation of UVM is NP-hard, but as with CVM, various restrictive classes are solvable in polynomial time while others are NP-hard. One class of interest is the traditional switchbox routing with all pins assigned to layers, which is solvable in O(kn 2 ), where k is the maximum number of pins of a net on a layer and n is the number of pins. Unordered pin regions that typically occur in classical channel routing problems can be incorporated without af fecting the efficiency of our algorithm.
The authors see the results of this paper as a first step toward the development of practical UVM-based ap proaches to. routing, routing strategies in which the first phase decides on topology and layer assignment for rout ing using via minimization as an optimization criterion. Subsequent phases do detailed geometric routing in order to minimize wire length, area, and other measures. It is our belief that, as VLSI technology improve:s, particularly as more than two layers become common, via minimiza tion will become increasingly important and UVM-based approaches will become competitive. Preliminary work by the authors and other researchers indicates that UVM might be a promising approach to a variety of routing problems 
